( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Transactional Memory, 2nd Edition

, , и . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ravi Walli

Mylapore Ravi

Holger Raviol

Jewgeni Ravik

Samatha Ravipati

 

Другие публикации лиц с тем же именем

Continual Flow Pipelines: Achieving Resource-Efficient Latency Tolerance., , , , и . IEEE Micro, 24 (6): 62-73 (2004)Transactional memory and the birthday paradox., и . SPAA, стр. 303-304. ACM, (2007)Improving the Throughput of Synchronization by Insertion of Delays., , и . HPCA, стр. 168-179. IEEE Computer Society, (2000)Transactional Memory, 2nd Edition, , и . Synthesis Lectures on Computer Architecture Morgan & Claypool Publishers, (2010)An Architectural Evaluation of Java TPC-W., , , и . HPCA, стр. 229-240. IEEE Computer Society, (2001)Towards an Adaptable Systems Architecture for Memory Tiering at Warehouse-Scale., , , , , , , , , и 8 other автор(ы). ASPLOS (3), стр. 727-741. ACM, (2023)Scalable Load and Store Processing in Latency-Tolerant Processors., , , , и . IEEE Micro, 26 (1): 30-39 (2006)Inferential queueing and speculative push for reducing critical communication latencies., , и . ICS, стр. 273-284. ACM, (2003)Haswell: The Fourth-Generation Intel Core Processor., , , , , , , , , и 11 other автор(ы). IEEE Micro, 34 (2): 6-20 (2014)Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors., , и . MICRO, стр. 423-. IEEE Computer Society, (2003)