Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications., , , , , , and . IEEE Micro, 35 (5): 32-40 (2015)FeFET-Based Logic-in-Memory Supporting SA-Free Write-Back and Fully Dynamic Access With Reduced Bitline Charging Activity and Recycled Bitline Charge., , , , , , , , , and 1 other author(s). IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2398-2411 (2023)Width minimization in the Single-Electron Transistor array synthesis., , , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)A Monolithic-3D SRAM Design with Enhanced Robustness and In-Memory Computation Support., , , , , , , , , and 3 other author(s). ISLPED, page 34:1-34:6. ACM, (2018)Noise Aware Power Adaptive Partitioned Deep Networks for Mobile Visual Assist Platforms., , and . SoCC, page 186-191. IEEE, (2018)Using complete system simulation to characterize SPECjvm98 benchmarks., , , , , and . ICS, page 22-33. ACM, (2000)A task-oriented vision system., , , , and . ACM Great Lakes Symposium on VLSI, page 181-186. ACM, (2014)A comparative study of power efficient SRAM designs., , and . ACM Great Lakes Symposium on VLSI, page 117-122. ACM, (2000)A clock power model to evaluate impact of architectural and technology optimizations., , and . IEEE Trans. Very Large Scale Integr. Syst., 10 (6): 844-855 (2002)Managing Leakage Energy in Cache Hierarchies., , , , , , and . J. Instruction-Level Parallelism, (2003)