Author of the publication

Reducing the tunneling barrier thickness of bilayer ferroelectric tunnel junctions with metallic electrodes.

, , , , , , , and . DRC, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

On-chip READ and WRITE Circuits for Multi-bit Ferroelectric Tunnel Junction Memory., , , and . NorCAS, page 1-6. IEEE, (2024)Polarization switching and AC small-signal capacitance in Ferroelectric Tunnel Junctions., , , , , , , , , and 1 other author(s). ESSDERC, page 340-343. IEEE, (2022)Polarization switching and interface charges in BEOL compatible Ferroelectric Tunnel Junctions., , , , , , , , , and 2 other author(s). ESSDERC, page 255-258. IEEE, (2021)A Ferroelectric Tunnel Junction-based Integrate-and-Fire Neuron., , , , , , , , and . ICECS 2022, page 1-4. IEEE, (2022)A 120dB Programmable-Range On-Chip Pulse Generator for Characterizing Ferroelectric Devices., , , , , , , , , and . ISCAS, page 717-721. IEEE, (2022)E-mode AlGaN/GaN True-MOS, with high-k ZrO2 gate insulator., , , , , , , , , and 1 other author(s). ESSDERC, page 60-63. IEEE, (2015)Ferroelectric Tunneling Junctions for Edge Computing., , , , , , , , , and 3 other author(s). ISCAS, page 1-5. IEEE, (2021)Reducing the tunneling barrier thickness of bilayer ferroelectric tunnel junctions with metallic electrodes., , , , , , , and . DRC, page 1-2. IEEE, (2023)Hyper Dimensional Computing with Ferroelectric Tunneling Junctions., , , , , and . NANOARCH, page 3:1-3:2. ACM, (2023)Improvement of FTJ on-current by work function engineering for massive parallel neuromorphic computing., , , , and . ESSCIRC, page 137-140. IEEE, (2022)