Author of the publication

Reducing the tunneling barrier thickness of bilayer ferroelectric tunnel junctions with metallic electrodes.

, , , , , , , and . DRC, page 1-2. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Extraction of the active acceptor concentration in (pseudo-) vertical GaN MOSFETs using the body-bias effect., , , , , , , , , and . Microelectron. J., (2019)2021 Roadmap on Neuromorphic Computing and Engineering., , , , , , , , , and 46 other author(s). CoRR, (2021)Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits., , , , , , and . DATE, page 169-174. IEEE, (2016)In-depth electrical characterization of carrier transport in ambipolar Si-NW Schottky-barrier FETs., , , , , , , and . ESSDERC, page 304-307. IEEE, (2017)A pseudo-memcapacitive neurotransistor for spiking neural networks., , , , , , and . MOCAST, page 1-5. IEEE, (2023)Coincidence Detection with an Analog Spiking Neuron Exploiting Ferroelectric Polarization., , , , , and . ISCAS, page 1-5. IEEE, (2024)Ultra-dense co-integration of FeFETs and CMOS logic enabling very-fine grained Logic-in-Memory., , , , , , , , and . ESSDERC, page 118-121. IEEE, (2019)END-TRUE: Emerging Nanotechnology-Based Double-Throughput True Random Number Generator., , , , , , , and . VLSI-SoC (Selected Papers), volume 661 of IFIP Advances in Information and Communication Technology, page 175-203. Springer, (2021)Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors., , , , , , , , , and 6 other author(s). DATE, page 1-6. IEEE, (2023)Roadmap to Neuromorphic Computing with Emerging Technologies., , , , , , , , , and 42 other author(s). CoRR, (2024)