( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Evaluation of fault tolerant technique based on homogeneous FPGA architecture.

, , , , , и . VLSI-SoC, стр. 225-230. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Heide Inoue

Tomoyuki Inoue

Norman Inoue

Hiroko Inoue

Kenji Inoue

 

Другие публикации лиц с тем же именем

Understanding Fake Faces., , , , , и . ECCV Workshops (3), том 11131 из Lecture Notes in Computer Science, стр. 566-576. Springer, (2018)An easily testable routing architecture of FPGA., , , и . VLSI-SoC, стр. 106-109. IEEE, (2011)A Novel Local Interconnect Architecture for Variable Grain Logic Cell., , , и . ARC, том 5453 из Lecture Notes in Computer Science, стр. 97-109. Springer, (2009)Evaluation of human distress by one's walking speed - toward development of early warning system for marine pilots' condition., , , и . SoSE, стр. 72-76. IEEE, (2011)Defect-robust FPGA architectures for intellectual property cores in system LSI., , , , , и . FPL, стр. 1-7. IEEE, (2013)Fault detection and avoidance of FPGA in various granularities., , , , , и . FPL, стр. 539-542. IEEE, (2012)A novel physical defects recovery technique for FPGA-IP cores., , , , , и . ReConFig, стр. 1-7. IEEE, (2012)A novel FPGA design framework with VLSI post-routing performance analysis (abstract only)., , , , , и . FPGA, стр. 271. ACM, (2013)Evaluation of fault tolerant technique based on homogeneous FPGA architecture., , , , , и . VLSI-SoC, стр. 225-230. IEEE, (2012)An Easily Testable Routing Architecture and Efficient Test Technique., , , , и . FPL, стр. 291-294. IEEE Computer Society, (2011)