Author of the publication

A Loop Optimization Method for Dataflow Architecture.

, , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 202-211. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving Utilization of Dataflow Architectures Through Software and Hardware Co-Design., , , , , and . Euro-Par, volume 14100 of Lecture Notes in Computer Science, page 245-259. Springer, (2023)Context-aware Caching for Wireless Internet Applications., , , and . ICEBE, page 450-455. IEEE Computer Society, (2006)A Loop Optimization Method for Dataflow Architecture., , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 202-211. IEEE, (2022)Metadata Distribution and Consistency Techniques for Large-Scale Cluster File Systems., , , , and . IEEE Trans. Parallel Distributed Syst., 22 (5): 803-816 (2011)A Routing-Aware Mapping Method for Dataflow Architectures., , , , , and . NPC, volume 13615 of Lecture Notes in Computer Science, page 3-16. Springer, (2022)LRP: Predictive output activation based on SVD approach for CNN s acceleration., , , , , and . DATE, page 831-836. IEEE, (2022)Alleviating Transfer Latency in DataFlow Accelerator for DSP Applications., , , , , , , , , and 1 other author(s). ICCD, page 440-443. IEEE, (2023)DFGC: DFG-aware NoC Control based on Time Stamp Prediction for Dataflow Architecture., , and . ICCD, page 432-439. IEEE, (2023)ROMA: A Reconfigurable On-chip Memory Architecture for Multi-core Accelerators., , , , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 49-57. IEEE, (2023)LeakageFreeSpec: Applying the Wiping Approach to Defend Against Transient Execution Attacks., , , and . CF, ACM, (2024)