( en | de | ru )

 

Disambiguation of "Sylvester, Dennis"

Author of the publication

copydeleteadd this publication to your clipboard
A 1.5-μW Fully-Integrated Keyword Spotting SoC in 28-nm CMOS With Skip-RNN and Fast-Settling Analog Frontend for Adaptive Frame Skipping.

, , , , , , , and . IEEE J. Solid State Circuits, 59 (1): 29-39 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sylvester Dinkel

Sylvester Lindemann

Gerd Sylvester

Hanns Sylvester

Sylvester Kettner

 

Other publications of authors with the same name

Introduction to the January Special Issue on the 2016 IEEE International Solid-State Circuits Conference., , , , and . IEEE J. Solid State Circuits, 52 (1): 3-7 (2017)A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory., , , and . IEEE J. Solid State Circuits, 51 (4): 1009-1021 (2016)A Low Ripple Switched-Capacitor Voltage Regulator Using Flying Capacitance Dithering., , , , and . IEEE J. Solid State Circuits, 51 (4): 919-929 (2016)Victim Alignment in Crosstalk-Aware Timing Analysis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (2): 261-274 (2010)An Injectable 64 nW ECG Mixed-Signal SoC in 65 nm for Arrhythmia Monitoring., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 50 (1): 375-390 (2015)RRAM-DNN: An RRAM and Model-Compression Empowered All-Weights-On-Chip DNN Accelerator., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 56 (4): 1105-1115 (2021)Improved a priori interconnect predictions and technology extrapolation in the GTX system., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (1): 3-14 (2003)Underdesigned and Opportunistic Computing in Presence of Hardware Variability., , , , , , , , , and 2 other author(s). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (1): 8-23 (2013)Minimizing total power by simultaneous Vdd/Vth assignment., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (5): 665-677 (2004)A Power-Efficient Brain-Machine Interface System With a Sub-mw Feature Extraction and Decoding ASIC Demonstrated in Nonhuman Primates., , , , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 16 (3): 395-408 (2022)