Author of the publication

CamouFAB: Real-Time Generation of Camouflage Pattern Using Optic Fiber Display.

, , , , , , , , and . HCI (26), volume 434 of Communications in Computer and Information Science, page 570-573. Springer, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An implantable wireless optogenetic stimulation system for peripheral nerve control., , , , , , , and . EMBC, page 1033-1036. IEEE, (2015)Heuristic Algorithm for Reducing Mapping Sets of Hardware-Software Partitioning in Reconfigurable System., , and . Asia-Pacific Computer Systems Architecture Conference, volume 3189 of Lecture Notes in Computer Science, page 102-114. Springer, (2004)Personalized Recommendation System for Efficient Integrated Cognitive Rehabilitation Training Based on Bigdata., , , , and . HCI (29), volume 851 of Communications in Computer and Information Science, page 32-39. Springer, (2018)Convolutional neural network-based infrared image super resolution under low light environment., , and . EUSIPCO, page 803-807. IEEE, (2017)The first neural probe integrated with light source (blue laser diode) for optical stimulation and electrical recording., , , , , , , , and . EMBC, page 2961-2964. IEEE, (2011)CamouFAB: Real-Time Generation of Camouflage Pattern Using Optic Fiber Display., , , , , , , , and . HCI (26), volume 434 of Communications in Computer and Information Science, page 570-573. Springer, (2014)Miniature electrocardiography sensor using a flexible printed circuit and MEMS technology., , and . MFI, page 545-550. IEEE, (2008)Wireless power transmission for implantable devices using inductive component of closed-magnetic circuit structure., , , , and . MFI, page 272-277. IEEE, (2008)A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking., , , , , , , , , and 39 other author(s). ISSCC, page 204-206. IEEE, (2018)18.1 A 20nm 9Gb/s/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution., , , , , , , , , and 7 other author(s). ISSCC, page 314-315. IEEE, (2016)