( en | de | ru )

 

Disambiguation of "Batten, Christopher"

Author of the publication

copydeleteadd this publication to your clipboard
Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM.

, , , , and . ISCAS, page 1-5. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Christopher Batten

Ian Batten

Christopher Christopher

Christopher Müller

Christopher Metz

 

Other publications of authors with the same name

Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM., , , and . ESSDERC, page 283-286. IEEE, (2021)UMOC: Unified Modular Ordering Constraints to Unify Cycle- and Register-Transfer-Level Modeling., , , and . DAC, page 883-888. IEEE, (2021)Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology., , and . NOCS, page 1-8. IEEE, (2020)The Maven vector-thread architecture., , , , , , and . Hot Chips Symposium, page 1. IEEE, (2011)Symbolic Elaboration: Checking Generator Properties in Dynamic Hardware Description Languages., , , and . MEMOCODE, page 126-136. ACM / IEEE, (2023)PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks., , , , , , and . ICCD, page 437-445. IEEE, (2019)An Architectural Framework for Accelerating Dynamic Parallel Algorithms on Reconfigurable Hardware., , , and . MICRO, page 55-67. IEEE Computer Society, (2018)Supporting a Virtual Vector Instruction Set on a Commercial Compute-in-SRAM Accelerator., , , , , and . IEEE Comput. Archit. Lett., 23 (1): 29-32 (January 2024)PyH2: Using PyMTL3 to Create Productive and Open-Source Hardware Testing Methodologies., , , , , and . IEEE Des. Test, 38 (2): 53-61 (2021)Towards a Reconfigurable Bit-Serial/Bit-Parallel Vector Accelerator using In-Situ Processing-In-SRAM., , , , and . ISCAS, page 1-5. IEEE, (2020)