( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
34.4 A 3nm, 32.5TOPS/W, 55.0TOPS/mm2 and 3.78Mb/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 × INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell.

, , , , , , , , , , , , , , , , , , , , , , и . ISSCC, стр. 572-574. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ryoko Mori

Takahito Mori

Magnus Mori

Hisako Mori

Akira Mori

 

Другие публикации лиц с тем же именем

An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications., , , , , , , , , и 10 other автор(ы). ISSCC, стр. 252-254. IEEE, (2021)A 298-fJ/writecycle 650-fJ/readcycle 8T three-port SRAM in 28-nm FD-SOI process technology for image processor., , , , , , , , , и . CICC, стр. 1-4. IEEE, (2015)20.1 NVE: A 3nm 23.2TOPS/W 12b-Digital-CIM-Based Neural Engine for High-Resolution Visual-Quality Enhancement on Smart Devices., , , , , , , , , и 14 other автор(ы). ISSCC, стр. 360-362. IEEE, (2024)28-nm FD-SOI Dual-Port SRAM with MSB-Based Inversion Logic for Low-Power Deep Learning., , , и . ICECS, стр. 161-164. IEEE, (2018)A low power 6T-4C non-volatile memory using charge sharing and non-precharge techniques., , , , , , , , , и 4 other автор(ы). ISCAS, стр. 2904-2907. IEEE, (2015)Efficient Processing of MLPerf Mobile Workloads Using Digital Compute-In-Memory Macros., , , , , , , , , и 1 other автор(ы). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 43 (4): 1191-1205 (апреля 2024)A 5-nm 254-TOPS/W 221-TOPS/mm2 Fully-Digital Computing-in-Memory Macro Supporting Wide-Range Dynamic-Voltage-Frequency Scaling and Simultaneous MAC and Write Operations., , , , , , , , , и 8 other автор(ы). ISSCC, стр. 1-3. IEEE, (2022)A 12nm 121-TOPS/W 41.6-TOPS/mm2 All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width For AI Edge Applications., , , , , , , , и . VLSI Technology and Circuits, стр. 24-25. IEEE, (2022)Layer Skip Learning using LARS variables for 39% Faster Conversion Time and Lower Bandwidth., , , , , , , и . ICECS, стр. 673-676. IEEE, (2018)Delayed Weight Update for Faster Convergence in Data-Parallel Deep Learning., , , , , , и . GlobalSIP, стр. 663-667. IEEE, (2018)