Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.

J. Han, E. Chang, S. Bailey, Z. Wang, W. Bae, A. Wang, N. Narevsky, A. Whitcombe, P. Lu, B. Nikolic, and E. Alon. CICC, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylationL. Wang. Uni Marburg, (2009)

Hanchun Wang

Chuanchao Wang

Qingwei Wang

Other publications of authors with the same name

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.J. Han, E. Chang, S. Bailey, Z. Wang, W. Bae, A. Wang, N. Narevsky, A. Whitcombe, P. Lu, B. Nikolic and 1 other author(s). CICC, page 1-4. IEEE, (2019)Optimization Model for Collaborative Overhaul Workshop Scheduling Problem of Multiple EMUs.W. Zhang, Z. Wang, Z. Jia, and H. Wang. HPCC/DSS/SmartCity/DependSys, page 1310-1317. IEEE, (2021)Optimized Model and Algorithm for Scheduling Turnaround Routes of Electric Multiple Units.Z. Wang, T. Shi, W. Zhang, and H. Wang. HPCC/DSS/SmartCity/DependSys, page 1325-1330. IEEE, (2021)A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET.S. Bailey, J. Han, P. Rigge, R. Lin, E. Chang, H. Mao, Z. Wang, C. Markley, A. Izraelevitz, A. Wang and 21 other author(s). A-SSCC, page 285-288. IEEE, (2018)4.3 An Eight-Core 1.44GHz RISC-V Vector Machine in 16nm FinFET.C. Schmidt, J. Wright, Z. Wang, E. Chang, A. Ou, W. Bae, S. Huang, A. Flynn, B. Richards, K. Asanovic and 2 other author(s). ISSCC, page 58-60. IEEE, (2021)Study on Optimization of Maintenance Line Operation Scheme Considering the Layout of EMU Depot.Y. Chen, Z. Jia, P. Sun, and Z. Wang. ICIAI, page 141-146. ACM, (2023)A 24.6-29.6GHz Hybrid Sub-Sampling PLL with Tri-State Integral Path Achieving 44fs Jitter and -254.8dB FOM in 28nm CMOS.Z. Wang, M. Choi, P. Kwon, Z. Liu, B. Yin, K. Lee, K. Park, A. Biswas, J. Han, S. Du and 1 other author(s). ISCAS, page 1-5. IEEE, (2024)BAG2: A process-portable framework for generator-based AMS circuit design.E. Chang, J. Han, W. Bae, Z. Wang, N. Narevsky, B. Nikolic, and E. Alon. CICC, page 1-8. IEEE, (2018)25Gb/s hybrid-integrated silicon photonic receiver with microring wavelength stabilization.K. Yu, C. Chen, C. Li, H. Li, A. Titriku, B. Wang, A. Shafik, Z. Wang, M. Fiorentino, P. Chiang and 1 other author(s). OFC, page 1-3. IEEE, (2015)8 An Output-Bandwidth-Optimized 200Gb/s PAM-4 100Gb/s NRZ Transmitter with 5-Tap FFE in 28nm CMOS.M. Choi, Z. Wang, K. Lee, K. Park, Z. Liu, A. Biswas, J. Han, and E. Alon. ISSCC, page 128-130. IEEE, (2021)

BibSonomy

Disambiguation of "Wang, Zhongkai"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Hanchun Wang

Chuanchao Wang

Qingwei Wang

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wang, Zhongkai"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.

Please choose a person to relate this publication to

Wang Wang

Linfang Wang

Hanchun Wang

Chuanchao Wang

Qingwei Wang

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.