( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Generated 7GS/s 8b Time-Interleaved SAR ADC with 38.2dB SNDR at Nyquist in 16nm CMOS FinFET.

, , , , , , , , , , и . CICC, стр. 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Stephan Nikolic

Djordje Nikolic

Zeljko Nikolic

Nina Nikolic

Boris Nikolic

 

Другие публикации лиц с тем же именем

A Dual-Core RISC-V Vector Processor With On-Chip Fine-Grain Power Management in 28-nm FD-SOI., , , , , , , , , и 1 other автор(ы). IEEE Trans. Very Large Scale Integr. Syst., 28 (12): 2721-2725 (2020)An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors., , , и . IEEE J. Solid State Circuits, 45 (4): 843-855 (2010)Guest Editorial Introduction to the Special Issue on the 2022 Symposium on VLSI Circuits., и . IEEE J. Solid State Circuits, 58 (4): 897-900 (2023)BROOM: An Open-Source Out-of-Order Processor With Resilient Low-Voltage Operation in 28-nm CMOS., , , , и . IEEE Micro, 39 (2): 52-60 (2019)LAYGO: A Template-and-Grid-Based Layout Generation Engine for Advanced CMOS Technologies., , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (3): 1012-1022 (2021)A generator of memory-based, runtime-reconfigurable 2N3M5K FFT engines., , и . ICASSP, стр. 1016-1020. IEEE, (2016)Simpler, more efficient design.. ESSCIRC, стр. 20-25. IEEE, (2015)Managing variability for ultimate energy efficiency.. ECCTD, стр. 1-4. IEEE, (2011)Power and Area Minimization for Multidimensional Signal Processing., , и . IEEE J. Solid State Circuits, 42 (4): 922-934 (2007)A Hardware Accelerator for Protocol Buffers., , , , , , , и . MICRO, стр. 462-478. ACM, (2021)