From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 16Gb 27Gb/s/pin T-coil based GDDR6 DRAM with Merged-MUX TX, Optimized WCK Operation, and Alternative-Data-Bus., , , , , , , , , и 24 other автор(ы). ISSCC, стр. 446-448. IEEE, (2022)A 24Gb/s/pin PAM-4 Built Out Tester chip enabling PAM-4 chips test with NRZ interface ATE., , , , , , , , , и . A-SSCC, стр. 1-3. IEEE, (2021)20.3 A 4.0×3.7×1.0mm3-MEMS CMOS Integrated E-Nose with Embedded 4×Gas Sensors, a Temperature Sensor and a Relative Humidity Sensor., , , , , , , , , и 5 other автор(ы). ISSCC, стр. 316-318. IEEE, (2020)A 3.2-12.8Gb/s Duty-Cycle Compensating Quadrature Error Corrector for DRAM Interfaces, With Fast Locking and Low Power Characteristics., , , , , , , , , и 4 other автор(ы). ESSCIRC, стр. 463-466. IEEE, (2021)A 40-Gb/s/pin Low-Voltage POD Single-Ended PAM-4 Transceiver with Timing Calibrated Reset-less Slicer and Bidirectional T-Coil for GDDR7 Application., , , , , , , , , и 13 other автор(ы). VLSI Technology and Circuits, стр. 148-149. IEEE, (2022)A 4ns Settling Time FVF-Based Fast LDO Using Bandwidth Extension Techniques for HBM3., , , , , , , , , и 4 other автор(ы). A-SSCC, стр. 1-3. IEEE, (2023)An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay Compensation Scheme., , , , , , , , , и 8 other автор(ы). VLSI Circuits, стр. 96-. IEEE, (2019)A 60-Gb/s/pin single-ended PAM-4 transmitter with timing skew training and low power data encoding in mimicked 10nm class DRAM process., , , , , , , , , и 18 other автор(ы). CICC, стр. 1-2. IEEE, (2022)