Author of the publication

Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers.

, , and . ECCTD, page 592-595. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A new low-power high-speed single-clock-cycle binary comparator., , , and . ISCAS, page 317-320. IEEE, (2010)An efficient hardware-oriented stereo matching algorithm., , , and . Microprocess. Microsystems, (2016)Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers., , and . ECCTD, page 592-595. IEEE, (2011)Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis., , , , and . PATMOS, volume 6448 of Lecture Notes in Computer Science, page 180-189. Springer, (2010)Efficient implementation of signed multipliers on FPGAs., , , and . Comput. Electr. Eng., (2024)An Efficient and Low-Cost Design Methodology to Improve SRAM-Based FPGA Robustness in Space and Avionics Applications., , , , and . ARC, volume 5453 of Lecture Notes in Computer Science, page 74-84. Springer, (2009)Better-than-voltage scaling energy reduction in approximate SRAMs via bit dropping and bit reuse., , , and . PATMOS, page 132-139. IEEE, (2015)Approximate SRAMs With Dynamic Energy-Quality Management., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2128-2141 (2016)Tapered-Vth Approach for Energy-Efficient CMOS Buffers., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 58-I (11): 2698-2707 (2011)Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip., , , and . MECO, page 1-5. IEEE, (2020)