( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Better-than-voltage scaling energy reduction in approximate SRAMs via bit dropping and bit reuse.

, , , и . PATMOS, стр. 132-139. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fabio Sternberg

Fabio Galbusera

Fabio Farinon

Fabio Giovannini

Fabio Ruggiero

 

Другие публикации лиц с тем же именем

A new low-power high-speed single-clock-cycle binary comparator., , , и . ISCAS, стр. 317-320. IEEE, (2010)Impact of Process Variations on Pulsed Flip-Flops: Yield Improving Circuit-Level Techniques and Comparative Analysis., , , , и . PATMOS, том 6448 из Lecture Notes in Computer Science, стр. 180-189. Springer, (2010)An efficient hardware-oriented stereo matching algorithm., , , и . Microprocess. Microsystems, (2016)Optimization and evaluation of tapered-VTH approach for energy-efficient CMOS buffers., , и . ECCTD, стр. 592-595. IEEE, (2011)Efficient implementation of signed multipliers on FPGAs., , , и . Comput. Electr. Eng., (2024)Impact of Process Variations on Flip-Flops Energy and Timing Characteristics., , , , и . ISVLSI, стр. 458-459. IEEE Computer Society, (2010)Exploring well configurations for voltage level converter design in 28 nm UTBB FDSOI technology., , и . ICCD, стр. 499-504. IEEE Computer Society, (2015)Leakage energy reduction techniques in deep submicron cache memories: a comparative study., , , и . ISCAS, IEEE, (2006)Designing Low-Power and High-Speed FPGA-Based Binary Decision Tree Hardware Accelerators., , и . AII, стр. 57-72. (2022)A New Optimized High-Speed Low-Power Data-Driven Dynamic (D3L) 32-Bit Kogge-Stone Adder., и . PATMOS, том 5953 из Lecture Notes in Computer Science, стр. 357-366. Springer, (2009)