Author of the publication

Ferroelectric FETs-Based Nonvolatile Logic-in-Memory Circuits.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (1): 159-172 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Petaflop Computing for Protein Folding., , , , and . PPSC, (2001)SearcHD: A Memory-Centric Hyperdimensional Computing With Stochastic Training., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2422-2433 (2020)In-Memory Nearest Neighbor Search with FeFET Multi-Bit Content-Addressable Memories., , , , , , , , and . CoRR, (2020)A mixed signal architecture for convolutional neural networks., , , , , , and . CoRR, (2018)TFET-based Operational Transconductance Amplifier Design for CNN Systems., , , , , and . ACM Great Lakes Symposium on VLSI, page 277-282. ACM, (2015)Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs., , , , , and . IEEE Trans. Emerg. Top. Comput., 5 (3): 340-352 (2017)Attention-in-Memory for Few-Shot Learning with Configurable Ferroelectric FET Arrays., , , and . ASP-DAC, page 49-54. ACM, (2021)Eva-CAM: A Circuit/Architecture-Level Evaluation Tool for General Content Addressable Memories., , , , , , , and . DATE, page 1173-1176. IEEE, (2022)Modeling and Benchmarking Computing-in-Memory for Design Space Exploration., , , , , , , and . ACM Great Lakes Symposium on VLSI, page 39-44. ACM, (2020)A Flash-Based Multi-Bit Content-Addressable Memory with Euclidean Squared Distance., , , , , and . ISLPED, page 1-6. IEEE, (2021)