From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing., , , и . ReConFig, стр. 201-206. IEEE Computer Society, (2009)The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture., , , и . ReConFig, стр. 115-120. IEEE Computer Society, (2008)Efficient Mesh of Tree Interconnect for FPGA Architecture., , , и . FPT, стр. 269-272. IEEE, (2007)A multilevel hierarchical interconnection structure for FPGA., , , и . FPGA, стр. 225. ACM, (2006)Efficient tree topology for FPGA interconnect network., , , и . ACM Great Lakes Symposium on VLSI, стр. 321-326. ACM, (2008)Placement and routing techniques to improve delay balance of WDDL netlist in MFPGA., , , и . ICECS, стр. 791-794. IEEE, (2009)A new Multilevel Hierarchical MFPGA and its suitable configuration tools., , и . ISVLSI, стр. 263-268. IEEE Computer Society, (2006)Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances., , , и . NOCS, стр. 243-252. IEEE Computer Society, (2007)Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation., , и . ReConFig, IEEE Computer Society, (2005)Implementation of Scalable Embedded FPGA for SOC., , , и . ReCoSoC, стр. 59-62. Univ. Montpellier II, (2005)