Author of the publication

Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances.

, , , and . NOCS, page 243-252. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improving the Security of Dual Rail Logic in FPGA Using Controlled Placement and Routing., , , and . ReConFig, page 201-206. IEEE Computer Society, (2009)The Effect of LUT and Cluster Size on a Tree Based FPGA Architecture., , , and . ReConFig, page 115-120. IEEE Computer Society, (2008)Efficient Mesh of Tree Interconnect for FPGA Architecture., , , and . FPT, page 269-272. IEEE, (2007)A multilevel hierarchical interconnection structure for FPGA., , , and . FPGA, page 225. ACM, (2006)Efficient tree topology for FPGA interconnect network., , , and . ACM Great Lakes Symposium on VLSI, page 321-326. ACM, (2008)Placement and routing techniques to improve delay balance of WDDL netlist in MFPGA., , , and . ICECS, page 791-794. IEEE, (2009)Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation., , and . ReConFig, IEEE Computer Society, (2005)A new Multilevel Hierarchical MFPGA and its suitable configuration tools., , and . ISVLSI, page 263-268. IEEE Computer Society, (2006)Mesh of Tree: Unifying Mesh and MFPGA for Better Device Performances., , , and . NOCS, page 243-252. IEEE Computer Society, (2007)Implementation of Scalable Embedded FPGA for SOC., , , and . ReCoSoC, page 59-62. Univ. Montpellier II, (2005)