( en | de | ru )

 

Disambiguation of "Yakovlev, Alex"

Author of the publication

copydeleteadd this publication to your clipboard
Reconfigurable time interval measurement circuit incorporating a programmable gain time difference amplifier.

, , and . DDECS, page 366-371. IEEE, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sergey Yakovlev

Maria Alexopoulou

Ethnic Foreign Policy und Identitätsbildung: die Griechisch-Amerikaner (1964 - 1978). FU Berlin, (2007)

Alex Mueller

Alex Niemoeller

Michael Alex

 

Other publications of authors with the same name

Design of a DCO based on worst-case delay of a self-timed counter and a digitally controllable delay path., , , and . NEWCAS, page 1-4. IEEE, (2016)Low-Latency Asynchronous Logic Design for Inference at the Edge., , , and . CoRR, (2020)REDRESS: Generating Compressed Models for Edge Inference Using Tsetlin Machines., , , , , , and . IEEE Trans. Pattern Anal. Mach. Intell., 45 (9): 11152-11168 (September 2023)Hybrid wire-surface wave architecture for one-to-many communication in networks-on-chip., , , , , and . DATE, page 1-4. European Design and Automation Association, (2014)Modelling Reversion Loss and Shoot-through Current in Switched-Capacitor DC-DC Converters with Petri Nets., , , and . PATMOS, page 69-74. IEEE, (2019)Advances in asynchronous logic: from principles to GALS & NoC, recent industry applications, and commercial CAD tools., , and . DATE, page 1715-1724. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Automated Synthesis of Asynchronous Tsetlin Machines on FPGA., , , , , and . ICECS 2022, page 1-4. IEEE, (2022)Improved parameterized efficient FPGA implementations of parallel 1-D filtering algorithms using Xilinx System Generator., , and . ISSPIT, page 382-387. IEEE Computer Society, (2010)Approximate adder segmentation technique and significance-driven error correction., , , , and . PATMOS, page 1-6. IEEE, (2017)A scalable FPGA-based design for field programmable large-scale ion channel simulations., , , , and . FPL, page 112-119. IEEE, (2012)