( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis.

, , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (11): 1454-1464 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Emmanuel Rehfeld

Emmanuel Biris

Emmanuel Fiolitakis

Emmanuel Stamou

Emmanuel Angelidis

 

Другие публикации лиц с тем же именем

An efficient algorithm for custom instruction enumeration., и . ACM Great Lakes Symposium on VLSI, стр. 187-192. ACM, (2011)Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis., , и . IEEE Trans. Very Large Scale Integr. Syst., 16 (11): 1454-1464 (2008)A formal method for hardware IP design and integration under I/O and timing constraints., , , , и . ACM Trans. Embed. Comput. Syst., 5 (1): 29-53 (2006)Energy-Aware Partial-Duplication Task Mapping Under Real-Time and Reliability Constraints., , , и . SAMOS, том 12471 из Lecture Notes in Computer Science, стр. 213-227. Springer, (2020)Bit-Width Aware High-Level Synthesis for Digital Signal Processing Systems., , и . SoCC, стр. 175-178. IEEE, (2006)Run-Time Coarse-Grained Hardware Mitigation for Multiple Faults on VLIW Processors., , , и . DASIP, стр. 23-28. IEEE, (2019)Cache management in MASCARA-FPGA: from coalescing heuristic to replacement policy., , , и . DaMoN, стр. 11:1-11:5. ACM, (2022)Surround the Nonlinearity: Inserting Foldable Convolutional Autoencoders to Reduce Activation Footprint., , , и . ICCV (Workshops), стр. 1399-1403. IEEE, (2023)Evaluation of Fault Tolerant Online Scheduling Algorithms for CubeSats., , и . DSD, стр. 622-629. IEEE, (2020)Design Exploration and HW/SW Rapid Prototyping for Real-Time System Design., , и . IEEE International Workshop on Rapid System Prototyping, стр. 240-243. IEEE Computer Society, (2005)