Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploiting and Enhancing Computation Latency Variability for High-Performance Time-Domain Computing-in-Memory Neural Network Accelerators.

C. Wang, Y. Lo, J. Wu, Y. Tsai, C. Chang, T. Hsu, M. Chu, C. Lai, and R. Liu. ICCD, page 515-522. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jun Shen

Jun Wu

Jun Jun Lu

Wan Shen

Wei Shen

Other publications of authors with the same name

Physically Tightly Coupled, Logically Loosely Coupled, Near-Memory BNN Accelerator (PTLL-BNN).Y. Lo, Y. Kuo, Y. Chang, J. Huang, J. Wu, W. Ting, T. Wen, and R. Liu. ESSCIRC, page 241-244. IEEE, (2019)5.9 A 0.8V Multimode Vision Sensor for Motion and Saliency Detection with Ping-Pong PWM Pixel.T. Hsu, Y. Chen, J. Wu, W. Ting, C. Wang, C. Yeh, S. Sie, Y. Chen, R. Liu, C. Lo and 3 other author(s). ISSCC, page 110-112. IEEE, (2020)Value-Aware Error Detection and Correction for SRAM Buffers in Low-Bitwidth, Floating-Point CNN Accelerators.J. Wu, C. Wang, and R. Liu. ASP-DAC, page 242-247. ACM, (2021)FM-P2L: An Algorithm Hardware Co-design of Fixed-Point MSBs with Power-of-2 LSBs in CNN Accelerators.J. Wu, and R. Liu. ICCD, page 407-414. IEEE, (2023)Exploiting and Enhancing Computation Latency Variability for High-Performance Time-Domain Computing-in-Memory Neural Network Accelerators.C. Wang, Y. Lo, J. Wu, Y. Tsai, C. Chang, T. Hsu, M. Chu, C. Lai, and R. Liu. ICCD, page 515-522. IEEE, (2023)The Virtual Reality Applied in Construction Machinery Industry.Y. feng Wu, Y. Zhang, J. wu Shen, and T. Peng. HCI (19), volume 8022 of Lecture Notes in Computer Science, page 340-349. Springer, (2013)ISSA: Input-Skippable, Set-Associative Computing-in-Memory (SA-CIM) Architecture for Neural Network Accelerators.Y. Lo, C. Yeh, J. Wu, C. Wang, Y. Tsai, W. Ting, and R. Liu. ICCAD, page 86:1-86:9. ACM, (2022)ISSA: Architecting CNN Accelerators Using Input-Skippable, Set-Associative Computing-in-Memory.Y. Lo, J. Wu, C. Wang, Y. Tsai, C. Yeh, W. Ting, and R. Liu. IEEE Trans. Computers, 73 (9): 2136-2149 (September 2024)

BibSonomy

Disambiguation of "Wu, Jun-Shen"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploiting and Enhancing Computation Latency Variability for High-Performance Time-Domain Computing-in-Memory Neural Network Accelerators.

Please choose a person to relate this publication to

Jun Shen

Jun Wu

Jun Jun Lu

Wan Shen

Wei Shen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Wu, Jun-Shen"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Exploiting and Enhancing Computation Latency Variability for High-Performance Time-Domain Computing-in-Memory Neural Network Accelerators.

Please choose a person to relate this publication to

Jun Shen

Jun Wu

Jun Jun Lu

Wan Shen

Wei Shen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Exploiting and Enhancing Computation Latency Variability for High-Performance Time-Domain Computing-in-Memory Neural Network Accelerators.