( en | de | ru )

 

Disambiguation of "Lo, Chung-Chuan"

Author of the publication

copydeleteadd this publication to your clipboard
5.9 A 0.8V Multimode Vision Sensor for Motion and Saliency Detection with Ping-Pong PWM Pixel.

, , , , , , , , , , , , and . ISSCC, page 110-112. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chung-Chuan Chen

Shih-yu Chuang

Jen-Yang Chuang

Mei-Ling Chuang

Jing-Jing Chuang

 

Other publications of authors with the same name

Neuromorphic luminance-edge contextual preprocessing of naturally obscured targets., , , and . ICONS, page 36:1-36:8. ACM, (2023)POPPINS: A Population-Based Digital Spiking Neuromorphic Processor with Integer Quadratic Integrate-and-Fire Neurons., , , , , , and . ISCAS, page 1-5. IEEE, (2021)8-Bit Precision 6T SRAM Compute-in-Memory Macro Using Global Bitline-Combining Scheme for Edge AI Chips., , , , , , , , , and 11 other author(s). IEEE Trans. Circuits Syst. II Express Briefs, 71 (4): 2304-2308 (April 2024)An 8b-Precision 6T SRAM Computing-in-Memory Macro Using Time-Domain Incremental Accumulation for AI Edge Chips., , , , , , , , , and 10 other author(s). IEEE J. Solid State Circuits, 59 (7): 2297-2309 (July 2024)A 0.8 V Multimode Vision Sensor for Motion and Saliency Detection With Ping-Pong PWM Pixel., , , , , , , , and . IEEE J. Solid State Circuits, 56 (8): 2516-2524 (2021)Flyintel - a Platform for Robot Navigation based on a Brain-Inspired Spiking Neural Network., , , and . AICAS, page 219-220. IEEE, (2019)34.2 A 16nm 96Kb Integer/Floating-Point Dual-Mode-Gain-Cell-Computing-in-Memory Macro Achieving 73.3-163.3TOPS/W and 33.2-91.2TFLOPS/W for AI-Edge Devices., , , , , , , , , and 5 other author(s). ISSCC, page 568-570. IEEE, (2024)An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6TOPS/W for Edge-AI Devices., , , , , , , , , and 4 other author(s). ISSCC, page 1-3. IEEE, (2022)A 28nm Nonvolatile AI Edge Processor using 4Mb Analog-Based Near-Memory-Compute ReRAM with 27.2 TOPS/W for Tiny AI Edge Devices., , , , , , , , , and 8 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS/W for Multibit MAC Computing for Tiny AI Edge Devices., , , , , , , , , and 10 other author(s). ISSCC, page 244-246. IEEE, (2020)