( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process.

, , , , , , , , , и . NGCAS, стр. 70-73. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Adriana Maestro

Cristina Rico García

Andreas Ricoeur

Mariano Rico Universidad Politecnica de Madrid

Cristina Rico García

 

Другие публикации лиц с тем же именем

A gm/ID Based Algorithm for the Design of CMOS Miller Operational Amplifiers in 65 nm Technology., , , , , , , и . TENCON, стр. 1870-1875. IEEE, (2018)Smart-wire: A 0.5V 44uW 0°C to 100°C power-line energy harvesting sensor node., , , , , , , , , и 1 other автор(ы). CICC, стр. 1-4. IEEE, (2017)Low Power Converter for Capacitive Sensors Using Capacitance-to-Pulse Width Modulation., , , , , , и . TENCON, стр. 570-573. IEEE, (2018)A Study on Coarse Stage Bit Allocation to Improve Power Efficiency of a 10-bit Coarse-Fine SAR ADC Implemented in 65nm CMOS Process for Environmental Sensing Applications., , , , , , , , , и . TENCON, стр. 1352-1356. IEEE, (2018)An Ultra-Low Power Direct Active-RF Detection Wake-Up Receiver with Noise-Cancelling Envelope Detector in 65 nm CMOS Process., , , , , , и . TENCON, стр. 12-15. IEEE, (2018)Improving an undergraduate laboratory course for semiconductor device theory to enhance an IC design program., , , и . MSE, стр. 60-63. IEEE Computer Society, (2013)A 2.4 GHz Energy-efficient Short-range Receiver with Wake-up and Multiple Gain Settings for Wireless Sensor Networks., , , , , , , , , и 1 other автор(ы). TENCON, стр. 26-31. IEEE, (2018)Power Optimization of a 0.5V 0.286-to-18MHz ADPLL in 65nm CMOS Process., , , , , , , , , и . NGCAS, стр. 70-73. IEEE, (2018)A 0.5V Low-Power All-Digital Phase-Locked Loop in 65nm CMOS Process for Wireless Sensing Applications., , , , , , , , , и . TENCON, стр. 2122-2126. IEEE, (2018)