( en | de | ru )

 

Disambiguation of "Yan, Bonan"

Author of the publication

copydeleteadd this publication to your clipboard
Heterogeneous Memory Architecture Accommodating Processing-in-Memory on SoC for AIoT Applications.

, , , and . ASP-DAC, page 383-388. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Karin Bonan

Yan Yan

Marc Bonanni

Johannes Bonanati

Arno Bonanni

 

Other publications of authors with the same name

A High-Speed Robust NVM-TCAM Design Using Body Bias Feedback., , , , , , and . ACM Great Lakes Symposium on VLSI, page 69-74. ACM, (2015)Memristive dynamics enabled neuromorphic computing systems., , and . Sci. China Inf. Sci., (October 2023)ASTERS: adaptable threshold spike-timing neuromorphic design with twin-column ReRAM synapses., , , , , and . DAC, page 1099-1104. ACM, (2022)A neuromorphic design using chaotic mott memristor with relaxation oscillation., , and . DAC, page 167:1-167:6. ACM, (2018)ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration., , , and . ICCAD, page 92:1-92:9. IEEE, (2020)Highly Efficient Neuromorphic Computing Systems With Emerging Nonvolatile Memories.. Duke University, Durham, NC, USA, (2020)base-search.net (ftdukeunivdsp:oai:localhost:10161/21451).Spin-Hall Assisted STT-RAM Design and Discussion., , , , , , and . SLIP, page 7:1-7:4. ACM, (2016)Hardware Fault Tolerance for Binary RRAM Crossbars., , , and . ITC, page 1-10. IEEE, (2019)Live Demonstration: SRAM Compute-In-Memory Based Visual & Aural Recognition System., , , , , , , , and . AICAS, page 1-2. IEEE, (2023)Low-power neuromorphic speech recognition engine with coarse-grain sparsity., , , , , , and . ASP-DAC, page 111-114. IEEE, (2017)