( en | de | ru )

 

Disambiguation of "Togawa, Nozomu"

Author of the publication

copydeleteadd this publication to your clipboard
A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures.

, , , and . SoCC, page 7-12. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Togawa, Nozomu
add a person with the name Togawa, Nozomu
 

Other publications of authors with the same name

Dynamical Process of a Bit-Width Reduced Ising Model With Simulated Annealing., , and . IEEE Access, (2023)Scan-Based Side-Channel Attack on the Camellia Block Cipher Using Scan Signatures., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2547-2555 (2015)High-Level Area/Delay/Power Estimation for Low Power System VLSIs with Gated Clocks., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A (4): 827-834 (2002)Multi-Spin-Flip Engineering in an Ising Machine., and . IEEE Trans. Computers, 72 (3): 759-771 (March 2023)MH4 : multiple-supply-voltages aware high-level synthesis for high-integrated and high-frequency circuits for HDR architectures., , , and . IEICE Electron. Express, 9 (17): 1414-1422 (2012)A Bit-Write-Reducing and Error-Correcting Code Generation Method by Clustering ECC Codewords for Non-Volatile Memories., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 99-A (12): 2398-2411 (2016)A Safe and Comprehensive Route Finding Algorithm for Pedestrians Based on Lighting and Landmark Conditions., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (11): 2439-2450 (2017)Empirical Evaluation and Optimization of Hardware-Trojan Classification for Gate-Level Netlists Based on Multi-Layer Neural Networks., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (12): 2320-2326 (2018)Reconfigurable Adaptive FEC System Based on Reed-Solomon Code with Interleaving., , , and . IEICE Trans. Inf. Syst., 88-D (7): 1526-1537 (2005)A High-Speed Trace-Driven Cache Configuration Simulator for Dual-Core Processor L1 Caches., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 96-A (6): 1283-1292 (2013)