Author of the publication

s HBM Base Die Receiver Using a 45° Strobe Phase for Energy-Efficient Skew Compensation.

S. Lee, H. Ko, J. Chae, S. Shin, J. Yun, D. Jeong, and S. Kim. IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1735-1739 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bettina Yunis

Jong-Mo Yun

Jaeman Yun

Hyong-Sik Yun

Yong-Seon Yun

Other publications of authors with the same name

A 9Gb/s Wide Output Range Transmitter With 2D Binary-Segmented Driver and Dual-Loop Calibration for Intra-Panel Interfaces.Y. Jeong, J. Park, M. Kim, J. Chae, J. Yun, H. Lee, and S. Kim. IEEE Trans. Circuits Syst. II Express Briefs, 67-II (9): 1589-1593 (2020)A Low-Power and Low-Noise 20: 1 Serializer with Two Calibration Loops in 55-nm CMOS.Y. Jeong, J. Chae, S. Choi, J. Yun, S. Jeong, and S. Kim. ISLPED, page 1-6. IEEE, (2019)A 78.8fJ/b/mm 12.0Gb/s/Wire Capacitively Driven On-Chip Link Over 5.6mm with an FFE-Combined Ground-Forcing Biasing Technique for DRAM Global Bus Line in 65nm CMOS.S. Lee, J. Yun, and S. Kim. ISSCC, page 454-456. IEEE, (2022)A 370-fJ/b, 0.0056 mm2/DQ, 4.8-Gb/s DQ Receiver for HBM3 with a Baud-Rate Self-Tracking Loop.H. Ko, S. Shin, C. Kye, S. Lee, J. Yun, H. Jung, D. Lee, S. Kim, and D. Jeong. VLSI Circuits, page 94-. IEEE, (2019)Energy-Efficient Dynamic Comparator with Active Inductor for Receiver of Memory Interfaces.J. Lee, J. Chae, J. Park, H. Park, J. Yun, and S. Kim. ISLPED, page 10:1-10:6. ACM, (2018)A 0.83-pJ/Bit 6.4-Gb/s HBM Base Die Receiver Using a 45° Strobe Phase for Energy-Efficient Skew Compensation.S. Lee, H. Ko, J. Chae, S. Shin, J. Yun, D. Jeong, and S. Kim. IEEE Trans. Circuits Syst. II Express Briefs, 67-II (10): 1735-1739 (2020)A 0.4-1.7GHz Wide Range Fractional-N PLL Using a Transition-Detection DAC for Jitter Reduction.J. Yun, S. Lee, Y. Jeong, S. Jeong, and S. Kim. A-SSCC, page 1-4. IEEE, (2020)A 0.77-pJ/bit 40-Gb/s/pin Single-Ended Hybrid DAC-Based Transmitter for Memory Interfaces.S. Seo, Y. Jeong, J. Yun, J. Kim, and S. Kim. ISCAS, page 1-5. IEEE, (2024)

BibSonomy

Disambiguation of "Yun, Jaekwang"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 0.83-pJ/Bit 6.4-Gb/s HBM Base Die Receiver Using a 45° Strobe Phase for Energy-Efficient Skew Compensation.

Please choose a person to relate this publication to

Bettina Yunis

Jong-Mo Yun

Jaeman Yun

Hyong-Sik Yun

Yong-Seon Yun

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Yun, Jaekwang"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 0.83-pJ/Bit 6.4-Gb/s HBM Base Die Receiver Using a 45° Strobe Phase for Energy-Efficient Skew Compensation.

Please choose a person to relate this publication to

Bettina Yunis

Jong-Mo Yun

Jaeman Yun

Hyong-Sik Yun

Yong-Seon Yun

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 0.83-pJ/Bit 6.4-Gb/s HBM Base Die Receiver Using a 45° Strobe Phase for Energy-Efficient Skew Compensation.