Author of the publication

Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads.

, , , and . MICRO, page 353-366. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Accelerating Fully Spectral CNNs with Adaptive Activation Functions on FPGA., , and . DATE, page 1530-1535. IEEE, (2021)High-Performance FPGA-based Accelerator for Bayesian Recurrent Neural Networks., , , , and . CoRR, (2021)A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA., , , , , , , and . FPT, page 14-21. IEEE, (2018)Sparse-DySta: Sparsity-Aware Dynamic and Static Scheduling for Sparse Multi-DNN Workloads., , , and . MICRO, page 353-366. ACM, (2023)Memory-Efficient Architecture for Accelerating Generative Networks on FPGA., , , , , , , and . FPT, page 30-37. IEEE, (2018)Optimizing Reconfigurable Recurrent Neural Networks., , , , , , , and . FCCM, page 10-18. IEEE, (2020)Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator., , , , , , and . ASP-DAC, page 250-255. IEEE, (2022)A Reconfigurable Multithreaded Accelerator for Recurrent Neural Networks., , , , , , , and . FPT, page 20-28. IEEE, (2020)Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation., , , , , and . FPL, page 287-294. IEEE Computer Society, (2018)IC security evaluation against fault injection attack based on FPGA emulation., , , and . FPT, page 285-288. IEEE, (2016)