( en | de | ru )

 

Disambiguation of "Kim, Seungjin"

Author of the publication

copydeleteadd this publication to your clipboard
A Blocker-Tolerant Direct Sampling Receiver for Wireless Multi-Channel Communication in 14nm FinFET CMOS.

, , , , , , , , , , , , , , and . A-SSCC, page 165-168. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Bongcheol Kim

Kim Gerber

Ryong Kim

Sunghun Kim

 

Other publications of authors with the same name

30.2 NB-IoT and GNSS All-in-One System-on-Chip Integrating RF Transceiver, 23dBm CMOS Power Amplifier, Power Management Unit and Clock Management System for Low-Cost Solution., , , , , , , , , and 3 other author(s). ISSCC, page 462-464. IEEE, (2020)Dynamic Impacts of Aspects of Appearance and Technology on Consumer Satisfaction: Empirical Evidence from the Smartphone Market., , and . Rev. Socionetwork Strateg., 14 (2): 205-225 (2020)A 2.4-to-4.2GHz 440.2fsrms-Integrated-Jitter 4.3mW Ring-Oscillator-Based PLL Using a Switched-Capacitor-Bias-Based Sampling PD in 4nm FinFET CMOS., , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)Analysis and Classification of Urinary Stones Using Deep Learning Algorithm: A Clinical Application of Radiology-Common Data Model (R-CDM) Data Set., , , , , , , , , and 2 other author(s). IntelliSys (3), volume 1252 of Advances in Intelligent Systems and Computing, page 723-729. Springer, (2020)A quantization noise cancelling fractional-N type ΔΣ frequency synthesizer using SAR-based DAC gain calibration., , , and . CICC, page 1-4. IEEE, (2012)A Blocker-Tolerant Direct Sampling Receiver for Wireless Multi-Channel Communication in 14nm FinFET CMOS., , , , , , , , , and 5 other author(s). A-SSCC, page 165-168. IEEE, (2019)A Wide Frequency Range, Small Area and Low Supply Memory Interface PLL Using a Process and Temperature Variation Aware Current Reference in 3 nm Gate-All Around CMOS., , , , , , , and . A-SSCC, page 1-3. IEEE, (2023)3.7 A fully integrated TV tuner front-end with 3.1dB NF, >+31dBm OIP3, >83dB HRR3/5 and >68dB HRR7., , , , , , and . ISSCC, page 70-71. IEEE, (2014)A Fully Integrated, Low-Noise, Cost-Effective Single-Crystal-Oscillator-Based Clock Management IC in 28-nm CMOS., , , , , , , , , and 6 other author(s). IEEE J. Solid State Circuits, 59 (6): 1809-1822 (June 2024)A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC., , , , , , , and . VLSI Circuits, page 1-2. IEEE, (2020)