Author of the publication

Design Flow for Hybrid CMOS/Memristor Systems - Part II: Circuit Schematics and Layout.

, , , , , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 4876-4888 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 32×32 ISFET Array with In-Pixel Digitisation and Column-Wise TDC for Ultra-Fast Chemical Sensing., , and . ISCAS, page 1-5. IEEE, (2019)Towards a micropositioning system for targeted drug delivery in wireless capsule endoscopy., and . EMBC, page 7372-7375. IEEE, (2011)A 0.45V continuous time-domain filter using asynchronous oscillator structures., and . ICECS, page 49-52. IEEE, (2016)Live demonstration: A scalable 32-channel neural recording and real-time FPGA based spike sorting system., , , and . BioCAS, page 1-5. IEEE, (2015)An ultra-low-power micro-optoelectromechanical tilt sensor., , and . ISCAS, page 3158-3161. IEEE, (2008)Millimeter-scale integrated and wirewound coils for powering implantable neural microsystems., , , and . BioCAS, page 1-4. IEEE, (2017)Live Demonstration: A Public Engagement Platform for Invasive Neural Interfaces., , , , , and . BioCAS, page 1. IEEE, (2019)End-to-End Hand Kinematic Decoding from LFPs Using Temporal Convolutional Network., , and . BioCAS, page 1-4. IEEE, (2019)A 68μW 31kS/s Fully-Capacitive Noise-Shaping SAR ADC with 102 dB SNDR., , and . ISCAS, page 1-5. IEEE, (2019)Design optimisation of front-end neural interfaces for spike sorting systems., , and . ISCAS, page 2501-2504. IEEE, (2013)