Author of the publication

Accelerating Tsunami simulation with FPGA and GPU through automatic compilation.

. ACWR, page 79. ACM, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Jamming layered membrane gripper mechanism for grasping differently shaped-objects without excessive pushing force for search and rescue missions., , , , , , , and . Adv. Robotics, 32 (11): 590-604 (2018)Verification of Synchronization in SpecC Description with the Use of Difference Decision Diagrams., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 3192-3199 (2003)Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). CoRR, (2020)VERIFUL: VERIfication using FUnctional Learning., , and . ED&TC, page 444-448. IEEE Computer Society, (1995)Synthesis of LUT Based Approximating Adder Circuits with Formal Error Guarantees., , , and . VDAT, volume 1687 of Communications in Computer and Information Science, page 435-449. Springer, (2022)Simultaneous Circuit Transformation and Routing., , , and . ASP-DAC/VLSI Design, page 479-483. IEEE Computer Society, (2002)A small biped entertainment robot exploring attractive applications., , , , and . ICRA, page 471-476. IEEE, (2003)Tutorial: "Post silicon debug of SOC designs"., and . SoCC, page 18. IEEE, (2011)Object-oriented analysis and design of hardware/software co-designs with dependence analysis for design reuse., , and . IRI, page 318-325. IEEE Systems, Man, and Cybernetics Society, (2005)Global transaction ordering in Network-on-Chips for post-silicon validation., and . ISQED, page 284-289. IEEE, (2011)