( en | de | ru )

 

Disambiguation of "Ichihara, Hideyuki"

Author of the publication

copydeleteadd this publication to your clipboard
A Fast Threshold Test Generation Algorithm Based on 5-Valued Logic.

, , , and . DELTA, page 345-349. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideyuki Sakamoto

 

Other publications of authors with the same name

A Practical Threshold Test Generation for Error Tolerant Application., , , and . IEICE Trans. Inf. Syst., 93-D (10): 2776-2782 (2010)A Design of Reliable Linear FSMs with Equivalent States in Stochastic Computing., , and . DFT, page 1-6. IEEE, (2021)An Empirical Approach to RTL Scan Path Design Focusing on Structural Interpretation in Logic Synthesis., , , and . ITC-Asia, page 55-60. IEEE, (2019)Test Compression Based on Lossy Image Encoding., , , and . Asian Test Symposium, page 273-278. IEEE Computer Society, (2011)Dynamic Test Compression Using Statistical Coding., , , and . Asian Test Symposium, page 143-. IEEE Computer Society, (2001)On Test Generation with A Limited Number of Tests., , and . Great Lakes Symposium on VLSI, page 12-15. IEEE Computer Society, (1999)Channel Width Test Data Compression under a Limited Number of Test Inputs and Outputs., , , and . VLSI Design, page 329-334. IEEE Computer Society, (2003)Designing area-efficient controllers for multi-cycle transient fault tolerant systems., , , and . ETS, page 1-2. IEEE, (2015)State Encoding with Stochastic Numbers for Transient Fault Tolerant Linear Finite State Machines., , , and . DFT, page 1-6. IEEE, (2019)State assignment for fault tolerant stochastic computing with linear finite state machines., , , and . ITC-Asia, page 156-161. IEEE, (2017)