( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Harnessing ISA diversity: Design of a heterogeneous-ISA chip multiprocessor.

, и . ISCA, стр. 121-132. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ashish Shah

Venkat Chandar

Venkat Chandrasekaran

Ashish Shrivastava

Ashish Choudhary

 

Другие публикации лиц с тем же именем

SecSMT: Securing SMT Processors against Contention-Based Covert Channels., , , и . USENIX Security Symposium, стр. 3165-3182. USENIX Association, (2022)Packet Chasing: Spying on Network Packets over a Cache Side-Channel., , и . ISCA, стр. 721-734. IEEE, (2020)Deciphering Predictive Schedulers for Heterogeneous-ISA Multicore Architectures., , и . PMAM@PPoPP, стр. 51-60. ACM, (2019)Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management., , и . IEEE Micro, 39 (3): 75-83 (2019)Context-Sensitive Fencing: Securing Speculative Execution via Microcode Customization., , и . ASPLOS, стр. 395-410. ACM, (2019)Agon: A Scalable Competitive Scheduler for Large Heterogeneous Systems., , и . CoRR, (2021)Breaking the ISA Barrier in Modern Computing.. University of California, San Diego, USA, (2018)CHEx86: Context-Sensitive Enforcement of Memory Safety via Microcode-Enabled Capabilities., и . ISCA, стр. 762-775. IEEE, (2020)I See Dead µops: Leaking Secrets via Intel/AMD Micro-Op Caches., , , , , и . ISCA, стр. 361-374. IEEE, (2021)Sieve: Scalable In-situ DRAM-based Accelerator Designs for Massively Parallel k-mer Matching., , , , и . ISCA, стр. 251-264. IEEE, (2021)