( en | de | ru )

 

Disambiguation of "Biswas, Prasenjit"

Author of the publication

copydeleteadd this publication to your clipboard
PARSA: A Parallel Program Scheduling and Assessment Environment.

, , , and . ICPP (2), page 68-72. CRC Press, (1993)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Atish Biswas

Koushik Biswas

Kajal Biswas

Biplab Biswas

Sonia Biswas

 

Other publications of authors with the same name

PARSA: A Parallel Program Scheduling and Assessment Environment., , , and . ICPP (2), page 68-72. CRC Press, (1993)An extended scheduling technique for software pipelining., and . Microprocess. Microprogramming, 37 (1-5): 99-103 (1993)Design space exploration of systolic realization of QR factorization on a runtime reconfigurable platform., , , , and . ICSAMOS, page 265-272. IEEE, (2010)Streaming FFT on REDEFINE-v2: an application-architecture design space exploration., , , , , , , and . CASES, page 127-136. ACM, (2009)A Scalable Abstract Machine Model to Support Limited-OR (LOR) / Restricted-AND Parallelism (RAP) in Logic Programs., , and . ICLP/SLP, page 1160-1179. MIT Press, (1988)A Mathematical Framework for Exploring Protein Folding Dynamics using Probabilistic Model Checking., , and . ICICT, page 114-123. IEEE, (2020)Cut and Side-Effects in a Data-Driven Implementation of Prolog., , and . New Generation Comput., 12 (3): 223-250 (1994)Accelerating Numerical Linear Algebra Kernels on a Scalable Run Time Reconfigurable Platform., , , , , , and . ISVLSI, page 161-166. IEEE Computer Society, (2010)A snooping cache coherency protocol for hierarchically organized multiprocessors., and . Microprocessing and Microprogramming, 31 (1-5): 105-111 (1991)SH3: high code density, low power., , , , , and . IEEE Micro, 15 (6): 11-19 (1995)