Author of the publication

MultiCon: An Efficient Timing-based Side Channel Attack on Shared Memory Multicores.

, and . ICCD, page 97-104. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Characterization of mitigation schemes against timing-based side-channel attacks on PCIe hardware., , and . ISQED, page 1-6. IEEE, (2022)Timing-based side-channel attack and mitigation on PCIe connected distributed embedded systems., , and . HPEC, page 1-7. IEEE, (2021)Time-Predictable Computer Architecture for Cyber-Physical Systems: Digital Emulation of Power Electronics Systems., , , , , and . RTSS, page 305-316. IEEE Computer Society, (2011)CoDG-ReRAM: An Algorithm-Hardware Co-design to Accelerate Semi-Structured GNNs on ReRAM., , , , , , , , , and 1 other author(s). ICCD, page 280-289. IEEE, (2022)A framework to accelerate sequential programs on homogeneous multicores., , , and . VLSI-SoC, page 344-347. IEEE, (2013)Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines., and . HiPEAC, volume 5409 of Lecture Notes in Computer Science, page 293-307. Springer, (2009)A self-adaptive system architecture to address transistor aging., and . DATE, page 81-86. IEEE, (2009)Seeds of SEED: Characterizing Enclave-level Parallelism in Secure Multicore Processors., and . SEED, page 203-209. IEEE, (2021)ConNOC: A Practical Timing Channel Attack on Network-on-chip Hardware in a Multicore Processor., and . HOST, page 192-202. IEEE, (2021)HeteroMap: A Runtime Performance Predictor for Efficient Processing of Graph Analytics on Heterogeneous Multi-Accelerators., , , and . ISPASS, page 268-281. IEEE, (2019)