( en | de | ru )

 

Disambiguation of "Devadas, Srinivas"

Author of the publication

copydeleteadd this publication to your clipboard
A framework to accelerate sequential programs on homogeneous multicores.

, , , and . VLSI-SoC, page 344-347. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vinay Devadas

Deepika Devadas

Srinivas Jagarlamudi

Srinivas Yarlanki

Girish Srinivas

 

Other publications of authors with the same name

Gate-Delay-Fault Testability Properties of Multiplexor-Based Networks., , and . ITC, page 887-896. IEEE Computer Society, (1991)MI6: Secure Enclaves in a Speculative Out-of-Order Processor., , , , , and . CoRR, (2018)Proof of Space from Stacked Expanders., and . TCC (B1), volume 9985 of Lecture Notes in Computer Science, page 262-285. (2016)Effects of Memory Performance on Parallel Job Scheduling., , and . JSSPP, volume 2221 of Lecture Notes in Computer Science, page 116-132. Springer, (2001)Verification of relations between synchronous machines., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 12 (12): 1947-1959 (1993)A unified approach to the synthesis of fully testable sequential machines., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 10 (1): 39-50 (1991)Irredundant sequential machines via optimal logic synthesis., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 9 (1): 8-18 (1990)Addendum to "Synthesis of robust delay-fault testable circuits: Theory"., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (4): 445-446 (1996)Topological Optimization of Multiple-Level Array Logic., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 6 (6): 915-941 (1987)Code density optimization for embedded DSP processors using data compression techniques., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (7): 601-608 (1998)