( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
BEOL stack-aware routability prediction from placement using data mining techniques.

, , , , и . ICCD, стр. 41-48. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Siddhartha Chattopadhyay

Siddhartha Roy

Siddhartha Kargupta

Siddhartha Schwenzer

Siddhartha Chib

 

Другие публикации лиц с тем же именем

BufFormer: A Generative ML Framework for Scalable Buffering., , , , и . ASP-DAC, стр. 264-270. ACM, (2023)Generative self-supervised learning for gate sizing: invited., , , , , и . DAC, стр. 1331-1334. ACM, (2022)Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes., и . ISPD, стр. 83-90. ACM, (2021)Optimal Scheduling and Allocation for IC Design Management and Cost Reduction., , , , , , , и . ACM Trans. Design Autom. Electr. Syst., 22 (4): 60:1-60:30 (2017)Toward Metrics of Design Automation Research Impact., , , , , и . ICCAD, стр. 263-270. IEEE, (2015)High-dimensional metamodeling for prediction of clock tree synthesis outcomes., , и . SLIP, стр. 1-7. IEEE Computer Society, (2013)Methodology for electromigration signoff in the presence of adaptive voltage scaling., , и . SLIP, стр. 6:1-6:7. IEEE Computer Society, (2014)A deep learning methodology to proliferate golden signoff timing., , , и . DATE, стр. 1-6. European Design and Automation Association, (2014)Learning-based prediction of embedded memory timing failures during initial floorplan design., , , , и . ASP-DAC, стр. 178-185. IEEE, (2016)Optimizing VLSI Implementation with Reinforcement Learning - ICCAD Special Session Paper., , , , , , , и . ICCAD, стр. 1-6. IEEE, (2021)