( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Generative self-supervised learning for gate sizing: invited.

, , , , , и . DAC, стр. 1331-1334. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

No persons found for author name Khailany, Brucek
add a person with the name Khailany, Brucek
 

Другие публикации лиц с тем же именем

Timeloop: A Systematic Approach to DNN Accelerator Evaluation., , , , , , , , , и . ISPASS, стр. 304-315. IEEE, (2019)From RTL to CUDA: A GPU Acceleration Flow for RTL Simulation with Batch Stimulus., , , , и . ICPP, стр. 88:1-88:12. ACM, (2022)Generative self-supervised learning for gate sizing: invited., , , , , и . DAC, стр. 1331-1334. ACM, (2022)AutoCRAFT: Layout Automation for Custom Circuits in Advanced FinFET Technologies., , , , , , , , , и . ISPD, стр. 175-183. ACM, (2022)Accelerating Chip Design with Machine Learning.. MLCAD, стр. 33. ACM, (2020)FIST: A Feature-Importance Sampling and Tree-Based Method for Automatic Design Flow Parameter Tuning., , , , , , , , , и . ASP-DAC, стр. 19-25. IEEE, (2020)GPU design in a power-limited era.. MSE, стр. 68. IEEE Computer Society, (2013)MAVIREC: ML-Aided Vectored IR-DropEstimation and Classification., , , , , и . CoRR, (2020)A 17-95.6 TOPS/W Deep Learning Inference Accelerator with Per-Vector Scaled 4-bit Quantization for Transformers in 5nm., , , , , , , и . VLSI Technology and Circuits, стр. 16-17. IEEE, (2022)Optimizing VLSI Implementation with Reinforcement Learning - ICCAD Special Session Paper., , , , , , , и . ICCAD, стр. 1-6. IEEE, (2021)