Author of the publication

A 12-Gb/s -16.8-dBm OMA Sensitivity 23-mW Optical Receiver in 65-nm CMOS.

, , , , , , and . IEEE J. Solid State Circuits, 53 (2): 445-457 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Embedding-Based Grocery Search Model at Instacart., , , , , , , , , and . CoRR, (2022)3.8 A 0.45-to-0.7V 1-to-6Gb/S 0.29-to-0.58pJ/b source-synchronous transceiver using automatic phase calibration in 65nm CMOS., , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 45-75MHz 197-452µW oscillator with 164.6dB FoM and 2.3psrms period jitter in 65nm CMOS., , , , , , , and . CICC, page 1-4. IEEE, (2017)Design Considerations of Monolithically Integrated Voltage Regulators for Multicore Processors., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)19.8 A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS., , , , , and . ISSCC, page 338-340. IEEE, (2016)A 12-bit 50-MSPS SHA-less opamp-sharing Analog-to-Digital converter in 65nm CMOS., , , , and . ASICON, page 894-897. IEEE, (2011)A Burst-Mode Digital Receiver With Programmable Input Jitter Filtering for Energy Proportional Links., , , , and . IEEE J. Solid State Circuits, 50 (3): 737-748 (2015)8.7 A 4-to-10.5Gb/s 2.2mW/Gb/s continuous-rate digital CDR with automatic frequency acquisition in 65nm CMOS., , , , , and . ISSCC, page 150-151. IEEE, (2014)A 0.22 pJ/step subsampling ADC with fast input-tracking sampling and simplified opamp sharing., , , , , , , and . ISCAS, page 3016-3019. IEEE, (2010)23.1 A 16Mb/s-to-8Gb/s 14.1-to-5.9pJ/b source synchronous transceiver using DVFS and rapid on/off in 65nm CMOS., , , , , , , , , and . ISSCC, page 398-399. IEEE, (2016)