( en | de | ru )

 

Disambiguation of "Jung, Jinwook"

Author of the publication

copydeleteadd this publication to your clipboard
General linear model and inference for near infrared spectroscopy using global confidence region analysis.

, , , , and . ISBI, page 476-479. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jinwook Chung

Jinwook Seo

Eva Jüngel

Präklinische Studien zur Behandlung des Nierenzellkarzinoms durch den Histondeacetylase-Inhibitor Valproat und Interferon-alpha. Uni Frankfurt Main, (2009)

Renate Jung

Annemarie Jung

 

Other publications of authors with the same name

OWARU: Free Space-Aware Timing-Driven Incremental Placement With Critical Path Smoothing., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (9): 1825-1838 (2018)DATC RDF-2020: Strengthening the Foundation for Academic Research in IC Physical Design., , , , , , , and . ICCAD, page 71:1-71:6. IEEE, (2020)DATC RDF: an academic flow from logic synthesis to detailed routing., , , , , , and . ICCAD, page 37. ACM, (2018)OWARU: free space-aware timing-driven incremental placement., , , , and . ICCAD, page 8. ACM, (2016)Fault-Criticality Assessment for AI Accelerators using Graph Convolutional Networks., , , , and . DATE, page 1596-1599. IEEE, (2021)General linear model and inference for near infrared spectroscopy using global confidence region analysis., , , , and . ISBI, page 476-479. IEEE, (2008)Redundant Via Insertion with Cut Optimization for Self-Aligned Double Patterning., , and . ACM Great Lakes Symposium on VLSI, page 137-142. ACM, (2017)Localized DNA circuit design with majority gates., and . BioCAS, page 172-175. IEEE, (2016)Energy-efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags., , , and . ISQED, page 216-222. IEEE, (2013)A 40-nm resilient cache memory for dynamic variation tolerance with bit-enhancing memory and on-chip diagnosis structures delivering ×91 failure rate improvement., , , , , , , , , and 4 other author(s). ISQED, page 16-23. IEEE, (2014)