Author of the publication

DL-RSIM: a simulation framework to enable reliable ReRAM-based accelerators for deep learning.

, , , , , , , , , and . ICCAD, page 31. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches., , , , , , and . ISCA, page 103-114. IEEE Computer Society, (2016)EECache: exploiting design choices in energy-efficient last-level caches for chip multiprocessors., , , , , , , and . ISLPED, page 303-306. ACM, (2014)Memory Latency Reduction via Thread Throttling., , , and . MICRO, page 53-64. IEEE Computer Society, (2010)The Impact of Emerging Technologies on Architectures and System-level Management: Invited Paper., , , , , , , , , and 2 other author(s). ICCAD, page 1-6. ACM, (2019)Retinex Based on Weaken Factor with Truncated AGCWD for Backlight Image Enhancement., , , , , and . ICCE, page 1-5. IEEE, (2022)Tensor Movement Orchestration in Multi-GPU Training Systems., , , and . HPCA, page 1140-1152. IEEE, (2023)Efficient Bad Block Management with Cluster Similarity., , , , , , and . HPCA, page 503-513. IEEE, (2022)This is SPATEM! A Spatial-Temporal Optimization Framework for Efficient Inference on ReRAM-based CNN Accelerator., , , , , and . ASP-DAC, page 702-707. IEEE, (2022)RePAIR: A ReRAM-based Processing-in-Memory Accelerator for Indel Realignment., , , and . DATE, page 400-405. IEEE, (2022)Sparse ReRAM engine: joint exploration of activation and weight sparsity in compressed neural networks., , , , , , and . ISCA, page 236-249. ACM, (2019)