( en | de | ru )

 

Disambiguation of "Mishchenko, Alan"

Author of the publication

copydeleteadd this publication to your clipboard
Unlocking fine-grain parallelism for AIG rewriting.

, , , , , and . ICCAD, page 87. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oleksiy Mishchenko

Maia Alandjiyska

Safwat Alani

Yilmaz Alan

Viola Alanku

 

Other publications of authors with the same name

Incremental ATPG methods for multiple faults under multiple fault models., , , and . ISQED, page 177-180. IEEE, (2015)Invariant-Strengthened Elimination of Dependent State Elements., , , , and . FMCAD, page 1-9. IEEE, (2008)Scalable min-register retiming under timing and initializability constraints., , and . DAC, page 534-539. ACM, (2008)NINJA: boolean modelling and formal verification of tiered-rate chemical reaction networks (extended abstract)., , , , , , and . BCB, page 623-624. ACM, (2014)m-Inductive Property of Sequential Circuits., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (6): 919-930 (2016)A theory of nondeterministic networks., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (6): 977-999 (2006)Topologically constrained logic synthesis., , and . ICCAD, page 679-686. ACM / IEEE Computer Society, (2002)Automated Extraction of Inductive Invariants to Aid Model Checking., , and . FMCAD, page 165-172. IEEE Computer Society, (2007)Combinational techniques for sequential equivalence checking., , , and . FMCAD, page 145-149. IEEE, (2010)On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis., , , , and . DATE, page 1649-1654. IEEE, (2019)