Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design., , , and . ISPD, page 185-192. ACM, (2015)Performance evaluation of optimized transistor networks built using independent-gate FinFET., , , , and . LASCAS, page 227-230. IEEE, (2016)Graph-Based Transistor Network Generation Method for Supergate Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)SwitchCraft: a framework for transistor network design., , , , , and . SBCCI, page 49-53. ACM, (2010)A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5126-5130 (2022)ATMR design by construction based on two-level ALS., , , , and . SBCCI, page 1-6. IEEE, (2023)KL-Cuts: A new approach for logic synthesis targeting multiple output blocks., , , and . DATE, page 777-782. IEEE Computer Society, (2010)Switch level optimization of digital CMOS gate networks., , , and . ISQED, page 324-329. IEEE Computer Society, (2009)Logic synthesis for manufacturability considering regularity and lithography printability., , , , , and . ISVLSI, page 230-235. IEEE Computer Socity, (2013)Improvements on the detection of false paths by using unateness and satisfiability., , , and . SBCCI, page 192-197. ACM, (2010)