( en | de | ru )

 

Disambiguation of "Reis, André Inácio"

Author of the publication

copydeleteadd this publication to your clipboard
Unlocking fine-grain parallelism for AIG rewriting.

, , , , , and . ICCAD, page 87. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

André Reis

André Reis

Andre Reis

Inácio Barros

Isabel Inácio

 

Other publications of authors with the same name

CMOS inverter delay model based on DC transfer curve for slow input., , and . ISQED, page 651-657. IEEE, (2013)Constructive AIG optimization through functional composition., , and . ARCS Workshops, VDE-Verlag, (2011)Comparing Transistor-Level Implementations of 4-Input Logic Functions., , , and . IWLS, page 361-365. (2002)Contributions to Modeling Patent Claims When Representing Patent Knowledge., , , and . AICOL, volume 10791 of Lecture Notes in Computer Science, page 140-156. Springer, (2017)Optimization on cell-library design for digital Application Specific Printed Electronics Circuits., , , , and . PATMOS, page 1-6. IEEE, (2014)Synthesis of threshold logic gates to nanoelectronics., , , and . SBCCI, page 1-6. IEEE, (2013)Design-oriented delay model for CMOS inverter., , and . SBCCI, page 1-6. IEEE, (2012)Binary adder circuit design using emerging MIGFET devices., , , , , and . ISQED, page 125-130. IEEE, (2017)Effect of Unique Table Implementation in the Performance of BDD Packages., , , and . SBCCI, page 1-6. IEEE, (2023)Transistor-level optimization of CMOS complex gates., , , , , and . LASCAS, page 1-4. IEEE, (2013)