From post

5.6 Mb/mm2 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology.

, , , , , , и . IEEE J. Solid State Circuits, 52 (1): 229-239 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

5.6 Mb/mm2 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology., , , , , , и . IEEE J. Solid State Circuits, 52 (1): 229-239 (2017)An array-based Chip Lifetime Predictor macro for gate dielectric failures in core and IO FETs., , и . ESSDERC, стр. 262-265. IEEE, (2012)Modeling and analysis of leakage induced damping effect in low voltage LSIs., , и . ISLPED, стр. 382-387. ACM, (2006)An array-based test circuit for fully automated gate dielectric breakdown characterization., , , и . CICC, стр. 121-124. IEEE, (2008)A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing., , , и . IEEE J. Solid State Circuits, 43 (2): 518-529 (2008)A 0.094um2 high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV VMIN with read and write assist., , , , , и . VLSIC, стр. 266-. IEEE, (2015)After full employment. Contemporary politics Hutchinson, London u.a., (1986)Inferring User Engagement from Interaction Data., , , и . CHI Extended Abstracts, ACM, (2019)HAWKS: Evolving Challenging Benchmark Sets for Cluster Analysis., , , , и . IEEE Trans. Evol. Comput., 26 (6): 1206-1220 (2022)A simulation framework for concurrent object execution., и . SMC, стр. 3709-3713. IEEE, (1998)