Author of the publication

A 0.094um2 high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV VMIN with read and write assist.

, , , , , and . VLSIC, page 266-. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

2nd generation embedded DRAM with 4X lower self refresh power in 22nm Tri-Gate CMOS technology., , , , , , , , , and 2 other author(s). VLSIC, page 1-2. IEEE, (2014)Unsignalized intersections: Can ITS offer improved efficiency and safety?, , , and . ITSC, page 1948-1953. IEEE, (2011)Foreword: Silicon systems for the Internet of Everything.. ISSCC, page 5. IEEE, (2016)A Machine Learning Based Approach to Identify SQL Injection Vulnerabilities.. ASE, page 1286-1288. IEEE, (2019)Circuit Design in Nano-Scale CMOS Technologies.. A-SSCC, page 1-4. IEEE, (2018)A 3.8 GHz 153 Mb SRAM Design With Dynamic Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology., , , , , , , , , and . IEEE J. Solid State Circuits, 44 (1): 148-154 (2009)Mortar: Morphing the Bit Level Sparsity for General Purpose Deep Learning Acceleration., , , , and . ASP-DAC, page 739-744. ACM, (2023)Playing with Food: Learning Food Item Representations Through Interactive Exploration., , , , and . ISER, volume 19 of Springer Proceedings in Advanced Robotics, page 309-322. Springer, (2020)Session 1 Overview Plenary Session - Invited Papers., and . ISSCC, page 7-8. IEEE, (2021)13.1 A 1Gb 2GHz embedded DRAM in 22nm tri-gate CMOS technology., , , , , , , , , and 2 other author(s). ISSCC, page 230-231. IEEE, (2014)