( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
MESA: Microarchitecture Extensions for Spatial Architecture Generation.

, , , , , , , , , и . ISCA, стр. 49:1-49:14. ACM, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nam-h Kim

Hong-Nam Kim

Nam-Kim Nguyen

Nam-Seog Kim

Jung-Nam Kim

 

Другие публикации лиц с тем же именем

Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating., и . DAC, стр. 47-50. ACM, (2009)Improving Throughput of Power-Constrained Many-Core Processors Based on Unreliable Devices., и . IEEE Micro, 33 (4): 16-24 (2013)Maximizing throughput of power/thermal-constrained processors by balancing power consumption of cores., , и . ISQED, стр. 633-638. IEEE, (2014)GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks., , , , , и . CoRR, (2018)QoS-aware dynamic resource allocation for spatial-multitasking GPUs., , и . ASP-DAC, стр. 726-731. IEEE, (2014)Energy-efficient floating-point arithmetic for digital signal processors., , и . ACSCC, стр. 1823-1827. IEEE, (2011)Runtime temperature-based power estimation for optimizing throughput of thermal-constrained multi-core processors., , , , и . ASP-DAC, стр. 593-599. IEEE, (2010)Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors., , , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 747-758 (2014)Mixed-Signal Charge-Domain Acceleration of Deep Neural networks through Interleaved Bit-Partitioned Arithmetic., , , , , , , и . CoRR, (2019)An Energy-Efficient Programmable Mixed-Signal Accelerator for Machine Learning Algorithms., , , , и . IEEE Micro, 39 (5): 64-72 (2019)