( en | de | ru )

 

Disambiguation of "Pellizzoni, Rodolfo"

Author of the publication

copydeleteadd this publication to your clipboard
Co-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not?

, , , , , and . RTSS, page 224-236. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rodolfo Stecher

Rodolfo Mazzi

Rodolfo Ferrini

Rodolfo Buzón

Rodolfo Valentino

 

Other publications of authors with the same name

A composable worst case latency analysis for multi-rank DRAM devices under open row policy., , and . Real Time Syst., 52 (6): 761-807 (2016)A Requests Bundling DRAM Controller for Mixed-Criticality Systems., and . RTAS, page 247-258. IEEE Computer Society, (2017)Memory Servers for Multicore Systems., and . RTAS, page 97-108. IEEE Computer Society, (2016)Toward the Predictable Integration of Real-Time COTS Based Systems., and . RTSS, page 73-82. IEEE Computer Society, (2007)ASIIST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs., , , and . ICECCS, page 11-22. IEEE Computer Society, (2009)A Slot-Based Real-Time Scheduling Algorithm for Concurrent Transactions in NoC., , and . RTCSA (1), page 329-338. IEEE Computer Society, (2011)HopliteBuf: FPGA NoCs with Provably Stall-Free FIFOs., , , and . FPGA, page 222-231. ACM, (2019)A Tight Holistic Memory Latency Bound Through Coordinated Management of Memory Resources., , , , and . ECRTS, volume 262 of LIPIcs, page 17:1-17:25. Schloss Dagstuhl - Leibniz-Zentrum für Informatik, (2023)A design-space exploration for allocating security tasks in multicore real-time systems., , , and . DATE, page 225-230. IEEE, (2018)Optimizing parallel PREM compilation over nested loop structures., and . DAC, page 1249-1254. ACM, (2022)