Author of the publication

An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz.

, , , , , , , , , , , , , , , and . ISSCC, page 202-204. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Dual-Port Field-Free SOT-MRAM Achieving 90-MHz Read and 60-MHz Write Operations under 55-nm CMOS Technology and 1.2-V Supply Voltage., , , , , , , , , and 10 other author(s). VLSI Circuits, page 1-2. IEEE, (2020)Hardware Acceleration of Large-Scale CMOS Invertible Logic Based on Sparse Hamiltonian Matrices., , and . IEEE Open J. Circuits Syst., (2021)Design of an Energy-Efficient True Random Number Generator Based on Triple Read-Write Data-Stream Multiplexing of MTJ Devices., , , , and . NEWCAS, page 283-286. IEEE, (2020)High-Throughput/Low-Energy MTJ-Based True Random Number Generator Using a Multi-Voltage/Current Converter., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (10): 2171-2181 (2020)Stochastic behavior-considered VLSI CAD environment for MTJ/MOS-hybrid microprocessor design., , , , , , and . ISCAS, page 1878-1881. IEEE, (2016)Scalable Hardware Architecture for Invertible Logic with Sparse Hamiltonian Matrices., , and . SiPS, page 1-6. IEEE, (2021)A sudden power-outage resilient nonvolatile microprocessor for immediate system recovery., , , and . NANOARCH, page 39-44. IEEE Computer Society, (2015)An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS/MTJ-Hybrid Technology Achieving 47.14μW Operation at 200MHz., , , , , , , , , and 6 other author(s). ISSCC, page 202-204. IEEE, (2019)