Author of the publication

HardFails: Insights into Software-Exploitable Hardware Bugs.

, , , , , , , , and . USENIX Security Symposium, page 213-230. USENIX Association, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors., , , , , , , , and . IEEE Trans. Computers, 72 (1): 222-235 (2023)Theoretical Patchability Quantification for IP-Level Hardware Patching Designs., , , and . CoRR, (2023)When a Patch is Not Enough - HardFails: Software-Exploitable Hardware Bugs., , , , , , , , and . CoRR, (2018)Secure-by-Construction Design Methodology for CPUs: Implementing Secure Speculation on the RTL., , , , , , , , and . ICCAD, page 1-9. IEEE, (2023)Optimal Placement of TDC Sensor for Enhanced Power Side-Channel Assessment on FPGAS., , , , , and . VLSID, page 443-448. IEEE, (2024)Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security., , , , , , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (2): 228-251 (2021)Hardware-Supported Patching of Security Bugs in Hardware IP Blocks., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 54-67 (2023)An Exhaustive Approach to Detecting Transient Execution Side Channels in RTL Designs of Processors., , , , , , , , and . CoRR, (2021)Power Side-Channel Vulnerability Assessment of Lightweight Cryptographic Scheme, XOODYAK., , , , , , , , , and . DAC, page 1-6. IEEE, (2023)Guest Editors Introduction: Security of Beyond CMOS Devices: Issues and Opportunities., , , and . IEEE Trans. Emerg. Top. Comput., 5 (3): 302-303 (2017)