Author of the publication

Hardware-Supported Patching of Security Bugs in Hardware IP Blocks.

, , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 54-67 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

NNoculation: Catching BadNets in the Wild., , , , , , , and . AISec@CCS, page 49-60. ACM, (2021)NNoculation: Broad Spectrum and Targeted Treatment of Backdoored DNNs., , , , , , , and . CoRR, (2020)Special Session: Machine Learning for Semiconductor Test and Reliability., , , , , , , , , and . VTS, page 1-11. IEEE, (2021)Distinguishing AI- and Human-Generated Code: A Case Study., , and . SCORED@CCS, page 17-25. ACM, (2023)ALMOST: Adversarial Learning to Mitigate Oracle-less ML Attacks via Synthesis Tuning., , , , , , , and . DAC, page 1-6. IEEE, (2023)Invited: Independent Verification and Validation of Security-Aware EDA Tools and IP., , , , , , , , , and 3 other author(s). DAC, page 1299-1302. IEEE, (2021)AutoChip: Automating HDL Generation Using LLM Feedback., , , , , and . CoRR, (2023)Manipulation Attacks on Learned Image Compression., , , , , , and . IEEE Trans. Artif. Intell., 5 (6): 3083-3097 (June 2024)Hardware-Supported Patching of Security Bugs in Hardware IP Blocks., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 54-67 (2023)INVICTUS: Optimizing Boolean Logic Circuit Synthesis via Synergistic Learning and Search., , , , and . CoRR, (2023)